This paper presents analysis, modeling, and design of a low-harmonic, isolated, active-clamped SEPIC rectifier for future avionics applications. Simpler converter dynamics, high switching frequency, zerovoltage-switching, and a single-layer transformer construction result in an efficiency of 90% and a very low total harmonic distortion over 400 -800 Hz line frequency variation.
I. INTRODUCTION
Future commercial aircrafts will need high-performance isolated front-end converters for supplying power to loads such as in-flight entertainment systems in addition to the communication and navigation equipment. High-performance implies small distortion of the line current, as well as high efficiency, over a range of operating voltages and line frequencies. Present avionics power systems of most commercial aircraft including Boeing 777 and Airbus A340 have a 115 V ac, 3-phase, 400 Hz power generation from a constant speed Integrated Drive Generator (IDG) [1] . The Variable Speed Constant Frequency (VSCF) generators are also used, for example, on McDonnell Douglas MD-90. Future commercial jetliners such as Airbus A380 will have Variable Frequency (VF) generation, which has the advantages of low initial and maintenance costs. The expected variable switching frequency ranges are 360 to 650 Hz and/or 360 to 800 Hz. Apart from the changes in the frequency, additional changes to the specifications are also expected. The low voltage dc bus could be at 14 V, 28 V or 42V and has to be isolated from the input. The input voltage variation could be ± 15% around the nominal, with voltage surges as high as 170 V and as low as 70 V. This is further complicated by the fact that the input could go to zero for duration up to 200 ms. For a front-end converter, this requirement implies that a large energy storage capacitor is required. As listed in Table 1 , limits are set on the line current harmonics as well. Generally the first few odd triplen and odd non-triplen harmonics dominate the frequency spectrum, which implies a THD of less than 10%. Thus, the converter has to conform to the specifications over a wide range of operating conditions.
The system considered for this work has a single-phase input voltage varying from 90 V to 135 V in the 360 to 800 Hz category; the nominal operating point being 115 V ac at 400 Hz. The output voltage is 28 V and the load is 100 W. It is also assumed that energy storage is on the output capacitors and tight output voltage regulation is not required. The target for THD is set to less than 5% for the entire frequency range. The objective of this work was to find a suitable converter to operate as per above requirements with high efficiency and small size.
The active-clamped SEPIC topology was considered after a detailed comparison of different hardswitched and soft-switched converters. The active-clamping techniques [2] [3] [4] [5] [6] as well as SEPIC based topologies [7] [8] [9] [10] have been independently implemented in dc-dc or rectifier applications with good results. It is identified and shown in this paper that an active-clamped isolated SEPIC rectifier ( Fig.1) can meet the rigorous requirements of avionics applications. In addition, a more accurate method of analysis that can also be applied to other active-clamped converters is presented. Earlier attempts of understanding the small-signal dynamics of active-clamped converters [11] [12] [13] do not lead to a solution for the proposed converter. Hence, an averaged-switch converter model has been derived and experimentally verified. The 
II. STEADY STATE ANALYSIS
The active-clamped SEPIC with a definition of the switch network and waveforms of interest is shown in 
A. Approximations
For this converter, we approximate the resonant waveforms of 
B. Conversion ratio and ZVS condition
To find the steady-state dc-dc conversion ratio, the usual inductor volt-second balance and capacitor charge balance are performed on the respective elements. The volt-second balance on L g and L m gives the following two equations 
where
Charge balance on the output capacitor gives
Eliminating X from (4), we obtain
Duty cycle in terms of the conversion ratio can be expressed as:
This expression allows us to predict the duty ratio variation over the line cycle when the required conversion ratio M is known.
To find a condition for zero voltage switching of Q 1 , a state-plane diagram (Fig.5) representing the resonance between L r and C r (the resonant capacitance or the equivalent device output capacitance), is utilized. ZVS is achieved when r 2 > 1+M. The condition is approximately expressed as:
where f s is the switching frequency and f 0 is the tank resonant frequency. Table 2 . Desired peak input current ripple determines the input inductor value while the magnetizing inductance is chosen to be small with 100% current ripple at θ=45° operating point of the line cycle. Leakage inductance is chosen to be realistic and The averaging process for the active-clamped SEPIC is complicated in terms of the algebra involved but nevertheless is easy to visualize and is described in details in [18] . The result is a set of equations that can be manipulated to express certain terminal quantities in terms of the others and the control input. Out of the six terminal quantities defined, at least three have to be independent. The averaged quantities 〈i 1 〉, 〈v 2 〉 and 〈i 3 〉 are selected to be expressed as functions of 〈v 1 〉, 〈i 2 〉, 〈v 3 〉 (having dc values of V g , 0 and V respectively), external control input d, and other converter voltages and currents as required. The '〈〉' sign denotes averaging of a quantity over a switching period.
With the definition of the switch network as in Fig. 2 , our averaged switch model is based on averaging the waveforms shown in Fig. 4 . Note that lower case 'd' is used for duty cycle in the derivation.
For the voltages, we have
( )
where,
As seen in Fig. 4 , in the waveform of i r or i 3 /n, there happens to be one interval of conduction in addition to dT s and d'T s . The length of this interval is denoted as xT s , and is similar to the diode conduction interval of conventional discontinuous conduction mode converters. The length of this interval can be computed by two approaches. The first is by equating the peak currents obtained from the two slopes of the waveform of i r . However, this would imply that the average voltage of the leakage inductance is zero. If this approach is pursued to derive the averaged model, the analysis becomes simpler and the resulting model is self-contained [18] , but the model is a reduced-order model that does not accurately predict the high frequency dynamics. A careful modeling approach described in [16] for converters in discontinuous conduction mode has been followed here for the active-clamped SEPIC. To find the value of x, we write the equation for average output current by finding the area under the waveform of i 3 . Simplifying further gives the following relation: 
It remains to find the expressions for 〈i 1 〉 and 〈i 2 〉. We can write the node equations for the currents as follows,
where A to G are the areas under the waveform segments as shown in Fig.4 . Simple geometry and algebra is needed to evaluate the above expressions. We then get the following expression for average current in the main transistor:
The complete averaged circuit model of the converter is obtained by replacing the switch network with the controlled sources G 1 , E 2 , and G 3 given by (17) , (9), and (12) respectively (Fig. 8) . All other elements are the same as in the original converter circuit. This averaged circuit model is used with a circuit simulator such as PSpice. It can be seen that the output diode does not conduct for a short period of time at the beginning of a halfline-cycle. This results in higher peak currents and decreased efficiencies at higher line frequencies. By reducing the coupling and clamp capacitor values from 0.47 µF to 0.2 µF each, the diode non-conduction interval is reduced so that the efficiency stays above 90 % all the way up to 800 Hz.
VII. SUMMARY
A SEPIC rectifier in CCM has a single-stage design with ease of isolation, a buck-boost conversion ratio for design flexibility, and input current with small ripple. The main disadvantage of SEPIC has been a low efficiency resulting from switching losses of the transistor due to hard switching, reverse recovery of the output diode, energy trapped in the leakage inductance of the transformer, and the transformer proximity losses. Also, with the average current control, damping of the coupling capacitor is required to stabilize the feedback control loop. In this paper, it is shown how an active voltage clamp added to the SEPIC overcomes the above disadvantages. It allows utilization of the transformer leakage inductance energy to achieve zero-voltageswitching of both transistors while limiting the peak voltage stresses on the transistors. A controlled current slope during turn-off of the output diode reduces its reverse recovery and related losses. With reduced switching losses, the switching frequency can be increased in order to reduce the size of reactive components and increase controller bandwidth for a low distortion in the input current. It is also observed that the control-to-input-current transfer function is well behaved in the active-clamped SEPIC so that the damping of the coupling capacitor is not required. 
